Hiring FPGA Design engineers with 2-6 Yrs experience with following skills:
- Excellent RTL Coding skills using Verilog / Systemverilog
- Timing closure on Xilinx / Altera FPGAs
- Debugging skills using Chipscope Pro / SignalTap
- Excellent in CDC and Timing analysis
- Excellent Digital logic skills
- Excellent communication & problem solving skills
Salary - Not a constraint for right candidate.
Interested candidates, please apply at - https://lnkd.in/fqaAHAH
👉 Candidates are invited to search for advertisers' authenticity independently. ✅
👉 Do not share your personal, non-work related information such as Credit Card numbers or Bank information over phone or email.❌
👉 Do not trust anyone asking for any kind of payment for Job Applications, conducting interviews, or any other such employment/recruitment related purpose. Beware of anyone promising a guaranteed job/interview call.❌