Thursday, 26 April 2018

Hiring ASIC Verification Engineer / Design Engineer at Chennai Location

Experience : 1 - 10 years * Strong System Verilog(SV) and OVM/UVM experience. * PCIe Gen 3/4 or USB 3.0 Protocol verification experience. Interested candidates can forward your updated resume to jayanthi.p@krgtech.com or any queries call 8056502064

No comments:

👉 Candidates are invited to search for advertisers' authenticity independently. ✅
👉 Do not share your personal, non-work related information such as Credit Card numbers or Bank information over phone or email.❌
👉 Do not trust anyone asking for any kind of payment for Job Applications, conducting interviews, or any other such employment/recruitment related purpose. Beware of anyone promising a guaranteed job/interview call.❌

Popular Posts Last 7 days

Popular Posts Last 30 days

Popular Posts All Time

Contact Form

Name

Email *

Message *