200536 Intern-VLSI (Open)
Intern - VLSI
About Our Group
The group is part of Seagate's VLSI Organization spread globally across multiple sites. Seagate designs world class controller SoCs for their HDDs and SSDs. The group in Pune participates in Physical Design Implementation activities of these complex SoCs. This group has some of the best talent from the industry and has taped out many controller chips.
About the Role – You Will:
Be able to work on block level Physical Design implementation using two or more EDA tools for Synthesis, floor-planning, placement, timing analysis, IR drop analysis and Physical verification
Do basic synthesis set-up, understand the inputs required to perform the tasks, understand the tasks, understand Semicustom IC design flow using IP libraries, concepts of Verilog netlist, meaning of timing constraints and QOR checks
Work on Physical design tasks including floor-planning, placement, clock tree synthesis, routing, timing analysis, IR drop analysis and equivalence checking for flat designs
Work on Physical verification tasks including creating setup and scripts for DRC, LVS, Antenna and density checks, report generation, analysis, debug and implementing the fixes in the physical design database
Work on Timing analysis tasks including understanding of sign-off corners and modes, report generation, analysis of the reports and suggesting timing/DRC fixes to fix the violations
Work on IR drop analysis, be able to do basic set-up, understand the inputs required to perform the tasks, understand the tasks, reports generation and analysis, suggest fixes for the violations. Understand static, dynamic IR and EM analysis
Complete internship project as per plan
About You
Knowledge of ASIC design flow and tools
Good understanding of Circuit design and Logic design
Good understanding of analog circuit design and concepts
Good understanding of timing concepts like setup time, hold time requirements, calculations of maximum frequency of circuit operations, effect of transition and load on circuit performance and power
Basic understanding of CMOS fabrication process
Basic understanding of layout design for CMOS and BJT
Basic understanding of power dissipation in different types of circuits
Self-motivated & a strong team player
Strong analytical skills
Ability to quickly learn new tools and technologies
Your Experience Includes:
ASIC design flow, EDA tools for Physical design implementation
Synthesis, DFT, Place and Route, Floor Planning, Timing Analysis, IR drop Analysis
Perl, Tcl, Shell or other scripting languages
Location: Pune, India
Apply Now
Intern - VLSI
About Our Group
The group is part of Seagate's VLSI Organization spread globally across multiple sites. Seagate designs world class controller SoCs for their HDDs and SSDs. The group in Pune participates in Physical Design Implementation activities of these complex SoCs. This group has some of the best talent from the industry and has taped out many controller chips.
About the Role – You Will:
Be able to work on block level Physical Design implementation using two or more EDA tools for Synthesis, floor-planning, placement, timing analysis, IR drop analysis and Physical verification
Do basic synthesis set-up, understand the inputs required to perform the tasks, understand the tasks, understand Semicustom IC design flow using IP libraries, concepts of Verilog netlist, meaning of timing constraints and QOR checks
Work on Physical design tasks including floor-planning, placement, clock tree synthesis, routing, timing analysis, IR drop analysis and equivalence checking for flat designs
Work on Physical verification tasks including creating setup and scripts for DRC, LVS, Antenna and density checks, report generation, analysis, debug and implementing the fixes in the physical design database
Work on Timing analysis tasks including understanding of sign-off corners and modes, report generation, analysis of the reports and suggesting timing/DRC fixes to fix the violations
Work on IR drop analysis, be able to do basic set-up, understand the inputs required to perform the tasks, understand the tasks, reports generation and analysis, suggest fixes for the violations. Understand static, dynamic IR and EM analysis
Complete internship project as per plan
About You
Knowledge of ASIC design flow and tools
Good understanding of Circuit design and Logic design
Good understanding of analog circuit design and concepts
Good understanding of timing concepts like setup time, hold time requirements, calculations of maximum frequency of circuit operations, effect of transition and load on circuit performance and power
Basic understanding of CMOS fabrication process
Basic understanding of layout design for CMOS and BJT
Basic understanding of power dissipation in different types of circuits
Self-motivated & a strong team player
Strong analytical skills
Ability to quickly learn new tools and technologies
Your Experience Includes:
ASIC design flow, EDA tools for Physical design implementation
Synthesis, DFT, Place and Route, Floor Planning, Timing Analysis, IR drop Analysis
Perl, Tcl, Shell or other scripting languages
Location: Pune, India
Apply Now
.jpeg)
.jpg)
No comments:
Post a Comment