Wednesday, 3 October 2018

We are Hiring for Analog Layout Engineer

Technology Area: Analog Layout Education: B.E. / B.Tech / M.E. / M.Tech /BSE/MSE Experience: 3-8 Yrs Interview Location: Bangalore / Hyderabad Job Location: Bangalore / Hyderabad Share CV on info@tanyurahr.com Job Description • To work independently on Analog layout design of block level and chip level from schematics. • Hands on experience in Analog Layout design of various designs – SerDes, LVDS, DDR Phy, PLL, Linear and Switching regulators and analog building blocks – amplifiers, comparator, oscillator, voltage and current reference circuits etc. • Good understanding of deep sub-micron and DFM issues and layout techniques • Should have work experience in CMOS process technologies – 22nm, 28nm, 45nm, 65nm etc. • Thorough working knowledge of layout design and physical verification tools - Cadence Virtuoso layout suite, Mentor Calibre, Synopsys Hercules etc. • Responsible for timely and quality execution of layout design If Interested kindly share your CV in word document on info@tanyurahr.com

No comments:

👉 Candidates are invited to search for advertisers' authenticity independently. ✅
👉 Do not share your personal, non-work related information such as Credit Card numbers or Bank information over phone or email.❌
👉 Do not trust anyone asking for any kind of payment for Job Applications, conducting interviews, or any other such employment/recruitment related purpose. Beware of anyone promising a guaranteed job/interview call.❌

Popular Posts Last 7 days

Popular Posts Last 30 days

Popular Posts All Time

Contact Form

Name

Email *

Message *