Tuesday, 13 February 2018

Hiring 2016 and 2017 freshers for Design & Verification position.

Looking for candidates who have 70% and above percentage and also trained/done internship in System Verilog, UVM. Interviews will be conducted in February-2018. Interested candidates can drop me your resumes to madhav.motakadi@firstpass-semi.com  "

No comments:

👉 Candidates are invited to search for advertisers' authenticity independently. ✅
👉 Do not share your personal, non-work related information such as Credit Card numbers or Bank information over phone or email.❌
👉 Do not trust anyone asking for any kind of payment for Job Applications, conducting interviews, or any other such employment/recruitment related purpose. Beware of anyone promising a guaranteed job/interview call.❌

Popular Posts Last 7 days

Popular Posts Last 30 days

Popular Posts All Time

Contact Form

Name

Email *

Message *